


- b) The reduced flow table shown below for a fundamental mode asynchronous sequential network. Determine a state assignment involving a minimum number of variables that allows a realization free of critical races. Construct the corresponding transition table and obtain the minimal-sum expressions for realisations using feedback loops. Assume that both the inputs won't change simultaneously (7.5)

Present State	Next state				Output(z)			
	Input State(x_1, x_2)				Input State(x_1, x_2)			
	00	01	10	11	00	01	10	11
1	①	①	4	①	0	0	-	0
2	②	1	3	-	1	-	-	-
3	2	③	③	③	-	1	1	1
4	1	-	④	3	-	-	0	-


PART B

Answer any two full questions, each carries 15 marks.

- 4 a) Find all of the static hazards in the following network. For each hazard, specify the values of the variables which are constant and the variable which are changing. Indicate how all of these hazards could be eliminated by adding gates to the existing networks. (7.5)



- b) For the given circuit, find the tests to detect the faults x_3 S-A-0, x_3 S-A-1, y S-A-0 and y S-A-1. (7.5)



- 5 a) Explain Essential hazards in asynchronous sequential networks. What are the constraints to be satisfied to avoid Essential hazards? (7.5)
 b) Explain Kohavi algorithm. (7.5)
 6 a) Differentiate positive skew and negative skew. (3.5)
 b) Explain Jitter. What causes Jitter? (4)
 c) Explain different test pattern generation for BIST. (7.5)

PART C

Answer any two full questions, each carries 20 marks.

- 7 a) Explain different kinds of PLA folding. (10)

F

F7196

- b) Draw and explain the architecture of Xilinx 9500-family CPLDs. Also explain the function block architecture. (10)
- 8 a) Describe the different test generation techniques for PLA. (10)
- b) Explain the internal structure of an XC4000-series CLB. (10)
- 9 a) Explain different testable PLA Designs. (10)
- b) Using suitable illustrations explain the XC4000 programmable interconnect. (10)
